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Two-dimensional (2D) semiconducting transition metal dichalcogenides (TMDs) are good candi-
dates for high-performance flexible electronics. However, most demonstrations of such flexible 
field-effect transistors (FETs) to date have been on the micron scale, not benefitting from the 
short-channel advantages of 2D-TMDs. Here, we demonstrate flexible monolayer MoS2 FETs 
with the shortest channels reported to date (down to 50 nm) and remarkably high on-current 
(up to 470 µA µm-1 at 1 V drain-to-source voltage) which is comparable to flexible graphene or 
crystalline silicon FETs. This is achieved using a new transfer method wherein contacts are ini-
tially patterned on the rigid TMD growth substrate with nanoscale lithography, then coated with 
a polyimide (PI) film which becomes the flexible substrate after release, with the contacts and 
TMD. We also apply this transfer process to other TMDs, reporting the first flexible FETs with 
MoSe2 and record on-current for flexible WSe2 FETs. These achievements push 2D semiconduc-
tors closer to a technology for low-power and high-performance flexible electronics. 
For several years, the “Internet-of-Things” (IoT) has been increasingly prevalent in the forecast of 
future electronics. From monitoring the environment and machines around us to the human body, IoT 
envisions electronics physically present in every aspect of our daily lives. While some devices may be 
realized on rigid silicon, there is a need for electronics with new non-planar form factors1,2, which are 
thin and light, and can be conformally attached to objects with unusual shapes, on the human skin, or 
even implanted into the human body1. With these applications in mind, we need to realize electronics 
on flexible substrates that are robust to mechanical strain, easy to integrate, and capable of low-power 
consumption and high performance at the nanoscale2,3. 
Recent studies have suggested that 2D materials are good candidates for flexible substrates, because 
of their lack of dangling bonds, good carrier mobility in atomically thin (sub-1 nm) layers, reduced 
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short-channel effects, and easy transfer onto arbitrary substrates2,4-7. Among these candidates, mono-
layer transition metal dichalcogenides (TMDs) like MoS2 are well-suited for low-power applications 
due to their good electronic band gaps (~2 eV)8,9 which enable low off-currents (~fA µm
-1)10,11. How-
ever, the performance of flexible TMD transistors with nanoscale channel lengths is still elusive be-
cause of the difficulty of realizing such dimensions on flexible substrates12, and due to TMD transfer 
processes which leave contamination or cause damage to the atomically-thin material13-15. The shortest 
flexible MoS2 transistors (~68 nm) reported to date used 3-layer exfoliated material with on-currents 
of 135 µA µm
-1, ostensibly limited by their contact resistance16. For large-scale practical applications, 
MoS2 must be synthesized by chemical vapor deposition (CVD), and the shortest channel (gate) re-
ported was ~750 nm (~500 nm) with 85 µA µm
-1 on-current, also contact-limited17. There have been 
only a limited number of reports on flexible TMD field-effect transistors (FETs) other than MoS2, 
including flexible WSe2 FETs
18-21 and, to our knowledge, none on flexible MoSe2 FETs to date. 
In this work, we demonstrate flexible monolayer MoS2 transistors with on-currents up to 470 µA µm
-1 
at VDS = 1 V in sub-100 nm channels, which is the highest reported to date for flexible MoS2 FETs. 
These devices are achieved with a new transfer process for TMDs onto flexible substrates, including 
lithographically predefined metal contacts. The TMD is grown by high-quality CVD on a SiO2/Si sub-
strate and the critical contact separation is defined while the channel is still on the rigid substrate, 
enabling the nanoscale devices. Flexible polyimide (PI) is spin-coated onto the pre-patterned structures 
and all are released together, with the remaining process continuing on the PI. This approach enables 
record-achieving flexible FETs with MoS2 and WSe2, and the first flexible MoSe2 transistors, all in the 
staggered configuration22, i.e., with the channel sandwiched between source/drain and gate. 
Transfer Process with Embedded Contacts 
The TMDs were grown on SiO2/Si substrates using chemical vapor deposition (CVD) as previously 
reported23-26. Subsequently, we lithographically patterned Au metal contacts on top. We chose Au be-
cause of its good contact resistance27 (RC) to MoS2 and its low adhesion
28 to SiO2. Hence, both Au and 
the TMD (lacking out-of-plane dangling bonds) can be released from SiO2 surfaces without damage, 
as shown below. After the definition of the metal contacts, we conformally cover the pre-patterned 
structures with ~5 µm thick PI which is released together with the TMD and metal from the SiO2/Si 
growth substrate, by immersion and agitation in DI water (additional details are provided in Methods). 
Fig. 1a shows the processed SiO2/Si substrate with TMD, contacts, and PI, Fig. 1b displays the release 
schematic, and Fig. 1c shows the transparent PI substrate after release. We note that a similar damage-
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free transfer of MoS2 layers (without contacts) for coplanar
22 micron-sized FETs has recently been 
demonstrated over 4-inch wafers29, indicating this approach could be scaled up.  
The microscope image in Fig. 1d shows that the TMD (here MoS2) is completely delaminated from 
the area that had been covered by PI on the SiO2/Si substrate. We can transfer continuous (Fig. 1e) as 
well as pre-patterned (Fig. 1f) MoS2 films with embedded contacts, enabling us to realize devices based 
on several fabrication approaches. As shown later, we fabricated FETs with MoS2, MoSe2 and WSe2, 
where only the contacts were patterned before transfer, minimizing process steps on unprotected TMDs 
(Fig. 1e and Supplementary Fig. S1), but leading to channel widths greater than the electrode widths 
(referred to as Type A devices). We also realized FETs where the MoS2 channel was predefined by 
reactive ion etching (RIE) before transfer (Fig. 1f), which enables accurate channel width definition 
(referred to as Type B). Further details on device fabrication can be found in the Methods. 
To confirm that the TMDs remain intact throughout the transfer process, we performed extensive Ra-
man spectroscopy and photoluminescence (PL) measurements before and after transfer (Supplemen-
tary Fig. S2 and Section B). We observed that PI background signal and quenching on Au surfaces30,31 
 
Fig. 1 | Transfer process for 2D monolayers with contacts. a, Optical image of MoS2 and patterned 
metal covered by polyimide (PI) on SiO2/Si. b, Schematic of the transfer process: the PI with embed-
ded metal contacts and monolayer TMD are released from the rigid growth substrate. c, Optical image 
of the flexible PI after transfer. Optical microscope images of d, the SiO2/Si growth substrate after 
transfer (with the bare SiO2 surface where MoS2 had previously been covered by PI), e, PI film with 
contacts and unpatterned MoS2 after transfer and f, contacts with patterned MoS2 on SiO2/Si (top) and 
PI (bottom). Raman and photoluminescence (PL) spectra of MoS2, WSe2, MoSe2 before and after 
transfer are shown in Supplementary Section B. 
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affect the resolution and visibility of TMD peaks. The Raman and PL spectra on SiO2/Si indicate TMDs 
with monolayer thickness, however, MoSe2 also had regions with bilayers (see Supplementary Section 
B). Generally, the absence of major changes in Raman and PL before/after transfer indicates that mono- 
as well as multilayer TMDs can be readily transferred with this technique, without apparent damage. 
The electrical results presented below further confirm the excellent viability of this transfer approach. 
Flexible Top-Gated Field-Effect Transistors 
After the transfer process, the source/drain contacts are now embedded in the PI substrate and the TMD 
semiconductor is on top. To prevent contamination of this exposed TMD surface, we deposit an Al2O3 
gate dielectric immediately after the transfer process and prior to any other patterning steps. The fab-
rication process is finalized with the gate metal definition, leading to a staggered device geometry. For 
MoS2 FETs of Type A, we employ RIE to pattern the channel and gate dielectric together after the gate 
metal deposition, and additional fabrication details are given in Methods. The device cross-section is 
schematically shown in Fig. 2a and Fig. 2b-d display optical images of the WSe2, MoSe2 and MoS2 
FETs. Measured transfer and output characteristics of micron-scale FETs with WSe2, MoSe2 (both 
Type A) and MoS2 (Type B) are presented in Fig. 2e-j, respectively, all displaying n-type behavior.  
The extracted device parameters for all TMDs are listed in Table 1. Threshold voltage VT and extrinsic 
field-effect mobility µFE,ext were estimated at the maximum transconductance (gm), using the measured 
Al2O3 gate oxide capacitance (Cox = 0.21 to 0.32 μF cm
-2) from the TMD FETs obtained in accumula-
tion (see Supplementary Fig. S7)32. The 2 μm long monolayer WSe2 FET exhibits a maximum on-
current ID = 3.5 ± 0.05 µA µm
-1 (the source of the error bars is explained below) at a drain-source 
voltage VDS = 1 V, which is over twice larger than the highest previously reported for flexible WSe2 
(using bilayer exfoliated material)18. The 3 μm long MoSe2 FET reaches ID = 4.2 ± 0.34 µA µm
-1 at 
VDS = 4 V, which is to our knowledge the first demonstration of flexible MoSe2 FETs.  
The mobility and width-normalized current of Type A devices are listed with error bars because in these 
the channel width was not patterned and they were subject to (some) current spreading effects, which 
we account for with numerical simulations (see Supplementary Section K). For example, the unpat-
terned hexagonal crystals for the selenide-based FETs can be seen in Fig. 2b,c. Their measured data 
are shown in plain current units (μA) in Fig. 2e,f and Fig. 2h,i, respectively, but the error bars are 
included when presenting their width-normalized current (μA/μm), e.g. in Table 1. 
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The correction is not needed for our Type B devices because of the optimized geometry and modified 
fabrication process. Hence, Fig. 2g,j for Type B MoS2 FETs are displayed in width-normalized units 
and the better quality of this material also enables larger ID ≈ 67.3 µA µm
-1 in a 5 μm long FET at VDS 
= 5 V. In comparison, Type A MoS2 FETs had higher subthreshold swing SS and off-current, reducing 
their on/off ratio (Table 1 and Supplementary Fig. S8). Comparing device hysteresis33, we find it 
ranges from ~0.1 V (WSe2) to ~1.6 V (MoSe2) for all devices and TMDs, indicating that the additional 
patterning step of Type B devices does not deteriorate TMD interfaces (see Supplementary Fig. S9). 
We have also verified the stability of the flexible TMD FETs under tensile bending and found negligi-
ble changes for a bending radius of 4 mm (Supplementary Fig. S10). 
 
Fig. 2 | Flexible field-effect transistors (FETs) with transition metal dichalcogenides (TMDs). 
a, Schematic cross-section. Optical microscope images of FETs with b, WSe2 (Type A), c, MoSe2 
(Type A) and d, MoS2 (Type B), scale bars: 50 µm. Measured transfer and output characteristics of 
e, h, WSe2 (Type A), f, i, MoSe2 (Type A) and g, j, MoS2 (Type B). The gate current (IG) is often 
negligible, although for some devices it can limit the on/off ratio. 
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Nanoscale MoS2 Flexible Transistors 
As MoS2 has the most mature growth process with the highest electrical quality and best surface cov-
erage, we further studied its FET scaling down to ~50 nm with electron-beam lithography (EBL) for 
source/drain contact patterning. Importantly, this nanoscale resolution is enabled by our approach 
wherein the contact patterning is first performed on the atomically smooth SiO2/Si surface instead of 
the PI, which is prone to waviness, enhanced charging effects, and possible damage in EBL34. We also 
verified that this process is benign to MoS2, performing Raman and PL measurements before and after 
EBL, finding no apparent evidence of damage to MoS2 (Supplementary Section G). The remaining 
device fabrication and transfer were performed as described above.  
Fig. 3a displays a top view optical image of a nanoscale channel after transfer, and a post-fabrication 
device cross-section. The cross-section reveals the Al2O3 gate dielectric covers the planar source/drain 
electrodes, including the ~100 nm nanogap between them, illustrating the absence of “steps” in surface 
topography enabled by this fabrication technique with contacts embedded in the flexible substrate. 
Electrical measurements of a similar Type B device with 100 nm long channel are shown in Fig. 3b,c 
revealing good on/off ratio (> 106), high ID ≈ 303 µA µm
-1 (at VDS = 1.4 V) and µFE,ext ≈ 7.2 cm
2V-1s-1. 
The mobility appears smaller than in micron-scale devices due to greater contribution from contact 
resistance, as discussed below (for other device parameters see Table 1). Measured output characteris-
tics (Fig. 3c) show signs of self-heating and velocity saturation7,35 due to the onset of current saturation 
Device Channel 
Length (nm) 
µFE,ext 
 (cm2V-1s-1) 
ID at VDS = 1V 
(µA µm
-1) 
VT 
(V) 
SS 
(mV decade
-1) 
on/off ratio 
WSe2 
(Type A) 
2000 4.9 ± 0.07* 3.5 ± 0.05* 1.6 380 3×105 
MoSe2 
(Type A) 
3000 1.4 ± 0.09* 1.3 ± 0.09* -2 430 106 
MoS2 
(Type A) 
5000 15 ± 2.2* 5.4 ± 0.79* 3.9 1700 3.6×103 
MoS2 
(Type B) 
5000 25.7 21 -5.2 850 105 
MoS2 
(Type B) 
100 7.2 229 0.6 730 2×106 
MoS2 
(Type A) 
70 20 ± 1.4* 470 ± 45* 6 1000 4×103 
Table 1 | Electrical parameters of flexible FETs. The extrinsic field-effect mobility µFE,ext and 
threshold voltage VT, were extracted from the maximum gm in the linear FET operating regime at a 
drain-source voltage VDS = 100 mV. The subthreshold swing (SS) value denotes the extracted mini-
mum. We note some VT variability, which is not unusual for 2D channels in academic fabrication 
facilities (also see Supplementary Fig. S15). * indicates values corrected for current spreading. 
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at lower VDS with higher gate-source voltages VGS, which is similar to the self-heating of MoS2 FETs 
on SiO2/Si substrates. We estimate the temperature of this FET reaches ~172°C at the peak input power 
shown in Fig. 3c (see Supplementary Section H), and the Au contacts are primarily responsible for 
lateral heat spreading from the nanoscale device channel. 
To gain additional insight into intrinsic device parameters, we extracted ID (at an overdrive Vov = VGS 
– VT = 8 V) and µFE,ext for channel lengths from 50 nm to 10 µm in Fig. 3d,e. Measuring numerous 
devices allows us to comment both on “typical” and “best case” device performance. We use a model 
which relates ID and µFE,ext to L, RC, and the intrinsic field-effect mobility µFE. (The adapted model
36, 
 
Fig. 3 | Nanoscale MoS2 field-effect transistors (FETs). a, Optical microscope image of a na-
noscale channel after transfer (top) and cross-section scanning electron microscope (SEM) image of 
a transistor with a channel length (L) = 100 nm (bottom, scale bar: 200 nm). The cross-section is 
taken at the dashed line in the top image. b, Transfer and c, output characteristics of a Type B MoS2 
FET with L = 100 nm. d, Drain current ID and e, extrinsic field-effect mobility µFE,ext as a function 
of L for ~50 devices at a drain-source voltage VDS = 0.1 V. ID is displayed at an overdrive voltage 
VGS – VT = 8 V and µFE,ext was extracted at the maximum transconductance. Solid black and dashed 
black lines illustrate a fitted trend for “best” and “typical” Type B devices (red circles), while the 
blue dotted line combines best results for all FETs, including Type A devices (blue). f, Electrical 
characteristics of a MoS2 FET (Type A) with L = 70 nm showing remarkably high ID > 1.2 mA, which 
is ~470 µA µm-1 after current spreading correction. 
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the VT and µFE,ext extractions are described in Supplementary Sections C and J.) Fig. 3d,e reveals that 
ID plateaus and µFE,ext decreases at sub-1 µm channel lengths, which clearly indicates these devices are 
limited by RC. The dashed black lines show the model for “typical” Type B devices (red circles) which 
we fitted with an average µFE (~12.9 cm
2V-1s-1) for micron-scale devices where the impact of RC is 
small, and by setting RC = 5 kΩ µm to follow the middle of the distribution for shorter L. 
The solid black lines in Fig. 3d,e are based on a similar approach but using higher µFE (~28 cm
2V-1s-1) 
to fit the best-performing Type B devices with RC = 2.4 kΩ µm. Taking into account also “best” Type A 
devices (blue symbols and error bars, corrected for current spreading), we fit RC ≈ 310 Ω µm for one 
device (at L = 70 nm) and a slightly higher μFE = 29 cm
2V-1s-1, generating the blue dotted lines. The 
FET with highest on-current achieves an impressive ID = 470 ± 45 µA µm
-1 at VDS = 1 V (see Supple-
mentary Section I for electrical data and Supplementary Section K for current spreading correction), 
and its electrical characteristics are shown in Fig. 3f and Supplementary Fig. S14b. The presence of a 
“hero” device is not surprising when one hundred (or two hundred24) devices are measured, being both 
an indicator of academic fabrication variability, and of the promise of these 2D semiconductors if 
variability challenges are mitigated by industrial optimization. (We note that our Type A and Type B 
devices have similar variability, also see Supplementary Section I.) 
Our estimated best-case µFE and RC are comparable to best reported values for monolayer MoS2 on 
flexible substrates and on SiO2/Si rigid substrates, respectively
17,24,35. The highest on-current ID is over 
three times greater than in previous reports for flexible MoS2 FETs
16, similar to the best TMD FETs 
on rigid substrates37, and even comparable to flexible FETs based on graphene38 and c-Si39. Moreover, 
this fabrication technique enables us to scale flexible MoS2 FETs to the shortest channel lengths re-
ported to date (Supplementary Fig. S14c). 
Fig. 4 displays benchmarking of our flexible MoS2 transistors compared to other technologies on flex-
ible substrates. Displaying µFE,ext and ID (at VDS = 1 V, unless noted otherwise) for flexible MoS2 FETs 
vs. L (Fig. 4a,b) reveals that nanoscale devices have received little attention until now (values listed in 
Supplementary Table S1)4,16,17,29,40-49. Fig. 4c compares the on-current and on/off ratio of the few ex-
isting sub-200 nm flexible FETs (at VDS = 0.5 V, unless noted otherwise) revealing good performance 
of our MoS2 even next to high-mobility materials (values listed in Supplementary Table S2)
39,50-54. The 
on/off ratio of MoS2 is many orders of magnitude higher than graphene, making MoS2 FETs much 
more suitable for low-power applications among 2D channel materials. Compared to flexible c-Si 
FETs, flexible TMD FETs have a fundamentally different structure, with a sub-nanometer thin channel 
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without out-of-plane dangling bonds. This enables shorter channel lengths, better mechanical robust-
ness, and potentially lower cost (due to simple transfer processes), all advantageous for higher-perfor-
mance and lower-power operation on flexible substrates.  
Conclusion 
In summary, we demonstrated high-performance MoS2 transistors on flexible substrates, with a novel 
transfer process which enabled making the shortest channels to date (~50 nm). We reached drive cur-
rents up to 470 µA µm
-1 (L = 70 nm, at VDS = 1 V), among the highest for any monolayer 2D semicon-
ductor, including those on rigid SiO2/Si substrates, and comparable to those of flexible graphene and 
c-Si transistors. The high current is achieved despite the low thermal conductivity of the PI substrate, 
as the short channel devices benefit from heat spreading by the Au contacts. We also applied the fab-
rication technique to other 2D semiconductors, reporting the first flexible MoSe2 FETs and the highest 
current in flexible WSe2 FETs. This fabrication approach could become a template for making flexible 
transistors with other materials where few short-channel demonstrations exist (e.g., oxides, organics, 
or carbon nanotubes). Together with further optimization of electrostatic control (thinner gate dielec-
trics or double-gates) and reduced parasitics (e.g., lower RC) these results provide a promising outlook 
for incorporating flexible TMD electronics in low-power and high-performance IoT applications. 
 
Fig. 4 | Benchmarking flexible FETs. a, Extrinsic field-effect mobility µFE,ext and b, drain current 
ID (at VDS = 1 V) for flexible MoS2 transistors as a function of channel length (L)
4,16,17,29,40-49. Three 
studies reported µFE excluding contact resistance with the y-function method (“YF”). A few points 
correspond to 3-layer (3L) MoS2, one of them at VDS = 2 V, one (L = 68 nm) at unspecified voltage. 
Most CVD-grown MoS2 are monolayers (1L), including this work, the other thicknesses are as la-
beled up to 5-layers (5L), and unlabeled points are all thicker exfoliated channels. All thicknesses 
and more details are listed in Supplementary Section L. c, Reported ID (at VDS = 0.5 V) vs. on/off 
ratio for flexible FETs39,50-54 with channel L ≤ 200 nm. For comparison, two data points are shown 
for graphene (“Gr”), two for crystalline silicon (“c-Si”), two for oxide semiconductors (ITO and 
IGZO), and the others are for MoS2 (our CVD monolayer data and two reports on 3L exfoliated). 
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Methods 
Raman and Photoluminescence measurements 
The Raman and PL measurements were performed on a HORIBA Scientific LabRAM HR Evolution 
spectrometer using an excitation wavelength of 532 nm. For Raman measurements on SiO2/Si, an ac-
quisition time, accumulations, laser power and optical grating of 5 s, 3, 0.14 mW, 1800 gr/mm were 
used, and the spot size is less than 1 µm. For the Raman measurements after transfer on PI or Au/PI 
surfaces, the acquisition time was increased to 45 s, while the other parameters remained the same. For 
PL measurements on SiO2/Si, PI and Au/PI, an acquisition time, accumulations, laser power and optical 
grating of 5 s, 3, 0.14 mW, 600 gr/mm were used. 
Device fabrication including transfer process 
Fabrication of device Type A: The TMDs were grown on Si/SiO2 substrates involving solid-source 
chemical vapor deposition (CVD) as previously reported23-26. The device fabrication was performed in 
the Stanford Nanofabrication Facility and Stanford Nano Shared Facilities. First, a 45 nm thick Au 
source/drain contact metal was deposited and patterned by electron-beam evaporation and lift-off. Op-
tionally, the adhesion of the metal contacts to the later spin-coated PI layer can be improved by evap-
orating an additional Ti layer on top of Au prior to the lift-off, but it is not required. The lithographic 
patterning for that step was done via optical lithography (Heidelberg MLA 150 direct write lithography 
tool) for micron scale channel length, and via EBL for sub-micron scale channel lengths. The EBL 
parameters can be found below. Then, ~5 µm thick PI layer (PI-2610, HD MicroSystems) was spin-
coated on top, baked at 90oC and 150oC on a hotplate for each 90 s, and finally cured in a nitrogen 
oven at 250oC for 30 minutes. Prior to PI spin-coating, the outside edges of the silicon substrate were 
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protected with tape to facilitate the release of PI from the Si substrate (Fig. 1a). The transfer was per-
formed in DI water by initially mechanically releasing the outside edges with a tweezer followed by 
agitation until the PI substrate together with the metal contacts and TMD was floating on the DI water 
surface. After nitrogen blow-drying the substrate, 1.5 nm thick Al blanket film was deposited on top 
by electron-beam evaporation. This film acts as a seed layer for the subsequent atomic-layer deposition 
(ALD) of an Al2O3 gate dielectric at 200°C. Note, we used 35 nm Al2O3 for the MoS2 devices and 
23 nm thick Al2O3 for MoSe2 and WSe2 devices. This yields Cox ≈ 0.21 to 0.32 μF cm
-2, directly meas-
ured in Supplementary Fig. S7. The oxide thicknesses were chosen to ensure higher device yield and 
to have numerous FETs for measurement. After the ALD, the gate metal was deposited by electron-
beam evaporation of Ti/Au (5/60 nm) and patterned by optical lithography and lift-off. This concluded 
the fabrication for MoSe2 and WSe2 devices. For MoS2 devices, as a final step the Al2O3 and MoS2 
were patterned together using reactive ion etching (Oxford 80 RIE) in CF4:O2 at gas flows of 
50 sccm:5 sccm, 150 W power and a pressure of 30 mTorr. 
Fabrication of device Type B: Until the source/drain contact metallization, the fabrication of Type B 
devices was the same as for type A. However, after source/drain metallization the MoS2 channels were 
patterned by reactive ion etching (Oxford 80 RIE) in CF4:O2 at gas flows of 50 sccm:10 sccm, 100 W 
power and 30 mTorr pressure, followed by in situ surface cleaning with O2 plasma (20 W, 10 mTorr, 
40 sccm). Then, contact pads and leads were defined by optical lithography, e-beam evaporation of 
Au/Ti (60 nm/5 nm) and lift-off. This was followed by PI spin-coating, curing and transfer of all struc-
tures in the same way as described for device Type A. After the gate dielectric deposition (same as for 
Type A devices), via holes for probing source/drain electrodes were wet etched in Al etchant at 40°C. 
Finally, the gate metallization was done similarly as for device Type A.  
 
Electron-beam lithography (EBL) on MoS2 
We used a double layer of poly(methyl methacrylate) (PMMA) for lift-off patterns defined by EBL. 
The bottom and top layer were 50 nm thick 495K A2 PMMA and 200 nm 950K A4 PMMA, 
respectively. EBL was performed on a JEOL JBX 6300 lithography system at a dose of 900 µC cm
-2 
and an acceleration voltage of 100 kV. 
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Electrical measurements 
All transistors were tested with a Keithley 4200 on a probe station in ambient air. For the bending 
experiments, the substrates were attached to a metallic cylindrical rod with a radius of 4 mm. 
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A. Optical microscope images for WSe2 and MoSe2 before and after the transfer process 
Supplementary Fig. S1a,c displays the hexagonally shaped WSe2 and MoSe2 crystal grains grown on 
SiO2/Si substrates after the patterning of source/drain metal contacts, and before the transfer. As visible 
here, the Au contacts are on top of the TMDs. When the polyimide (PI) is applied on top, it uniformly 
 
Supplementary Fig. S1 | Microscope images of WSe2 and MoSe2 with patterned Au metal elec-
trodes. a, WSe2 on SiO2/Si before transfer. b, WSe2 on polyimide (PI) after transfer. c, MoSe2 on 
SiO2/Si before transfer. d, MoSe2 on PI after transfer.  
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covers and embeds the contacts. After releasing the PI together with metals and TMDs from the SiO2/Si 
substrates (main text Fig. 1b), the substrate is flipped over as visible in the numbering (“10”) when 
comparing Supplementary Fig. S1a,b. This also leads to a reversal of the material stack, where the 
TMDs are on top of Au/PI or PI, as visible in Supplementary Fig. S1b,d. 
B. Raman spectroscopy and Photoluminescence measurements before and after transfer process 
The different TMDs were monitored with Raman spectroscopy and photoluminescence (PL) through-
out the transfer process to investigate any changes in material properties. Supplementary Fig. S2a-f 
display the spectra for MoS2, WSe2 and MoSe2 before and after transfer. Since we have deposited and 
patterned metal contacts before the transfer, released all materials together, and flipped the flexible PI 
substrate, we were able to measure the TMDs after transfer on the metal surface and on the PI surface.  
We observed that the measurements directly on PI (without a metal in between the TMD and PI) have 
a broad background signal, which is absent on the SiO2/Si substrates and on Au surfaces. This back-
ground signal is in the range where we expect the vibrational modes of the TMDs, and there is, for 
instance, a significant overlap with the PL energy maximum of monolayer MoS2 (Supplementary 
Fig. S2b). The Raman and PL measurements for bare PI (on Si) are shown in Supplementary Fig. S2g,h 
for comparison. Because of this background signal, the MoS2 Raman and PL peaks are buried and not 
visible in our measurements on PI. However, the peaks of WSe2 and MoSe2 on the PI surface can be 
resolved (Supplementary Fig. S2c-f). Further, the insertion of Au between PI and the TMD suppresses 
this background signal and enables the detection of the Raman signature of all three TMDs.  
We find that the PL peaks for WSe2 and MoSe2 can be detected on PI and Au/PI despite the strong PL 
quenching that is known to appear on Au surfaces30,31. The PL peak energies of MoS2, WSe2 and MoSe2 
are ~1.86 eV, ~1.59 eV and ~1.54 eV, all indicating monolayer thickness25,55-57. While these results 
were consistent for MoS2 and WSe2 across the substrate, we found that MoSe2 had areas with mono-
layers and bilayers (~50%) (Supplementary Fig. S3), where the PL peak is shifted towards ~1.50 eV 
and its intensity is significantly reduced. The noticeable spread in PL energies for MoS2 can be at-
tributed to a variety of effects such as nanoscale bilayer regions23,24 or small local variations in strain 
or doping. For MoSe2, however, we find two sets of PL energy peak positions, which indicate that 
some areas mainly consist of monolayers and some mainly of bilayers (~50% each)25,55. 
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Supplementary Fig. S2 | Raman (left column) and photoluminescence (right column) spectra. 
a,b, MoS2. c,d, WSe2. e,f, MoSe2. g,h bare polyimide (PI) on silicon. 
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Changes in the Raman and PL spectra before vs. after transfer can be interpreted as strain release effects 
or phonon interactions with the bottom surfaces (PI or Au), as will be discussed in the following. For 
MoS2 on Au, we find that the E’ peak shifts by about -1.8 cm
-1 and its full-width-half-maximum 
(FWHM) increases, whereas the A1’ peak does not change discernably (see Supplementary Fig. S4), 
which has been observed for non-transferred Au/MoS2 stacks and thus cannot be correlated with the 
transfer process. Possible mechanisms for this E’ peak shift and broadening can be tensile strain in-
duced from the Au deposition58,59 or electron-phonon interactions due to Au plasmons60,61. For WSe2, 
the changes in the Raman and PL spectra are small (Supplementary Fig. S5). The minor shifts in the 
PL peak position and Raman E’ peak of about +0.02 eV and -0.1 to -0.2 cm-1, respectively cannot be 
consistently correlated with any strain release during transfer62, and may be related to small effects 
from interactions with the substrate63. It is difficult to deduce any strain effects from PL and Raman 
for MoSe2, due to small changes and existence of mono- and bilayers adding uncertainty to the Raman 
and PL analysis. Still, the results suggest the possibility of slight strain changes in tensile and com-
pressive directions on Au/PI and PI surfaces, respectively (see Supplementary Fig. S6)64-66. 
Overall, the FWHM of the Raman and PL peaks for all the TMDs do not increase except on Au elec-
trodes, where previously discussed plasmonic effects could be the leading cause. This indicates that 
the disorder, which would be affected by crystal grain size or defect density, in the materials is not 
increased throughout the transfer process67,68. This conclusion is also supported by the good electrical 
properties, which are comparable on the materials after transfer with those before transfer (i.e. on rigid 
SiO2/Si substrates) from previous studies using the same CVD material type
23,24,69. 
 
Supplementary Fig. S3 | PL measurements before transfer of a, MoS2, b, WSe2 and c, MoSe2. 
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Supplementary Fig. S5 | Averaged (over ~5 spots on the same chip) a, Raman and b, photolumi-
nescence (PL) peak positions of WSe2 before and after transfer. Averaged full-width-half-maximum 
(FWHM) for c, the Raman and d, the PL measurements. 
 
a b
on SiO2/Si on Au/PI
R
a
m
a
n
 s
h
if
t 
(c
m
-1
)
on PI on SiO2/Si on Au/PI
P
h
o
to
n
 e
n
e
rg
y
 (
e
V
)
on PI
FWHM Raman FWHM PLc d
on SiO2/Si on Au/PI
E
’ 
(c
m
-1
)
A
’ 
(c
m
-1
)
on PI
F
W
H
M
 (
e
V
)
on SiO2/Si on Au/PI on PI
on SiO2/Si on Au/PI on PI
 
Supplementary Fig. S4 | Averaged Raman (over ~5 spots on the same chip) a, peak positions and 
b, Full-width-half-maximum (FWHM) of MoS2 before transfer (as-grown, on SiO2/Si substrate) and 
after transfer (on Au/PI). 
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C. Mobility, Gate Capacitance, and Threshold Voltage Extraction 
We performed the extraction of the extrinsic field-effect mobility µFE,ext and threshold voltage VT from 
the gm maximum based on the following equation (valid for small drain-source voltages VDS): 
𝑔𝑚 =
𝜕𝐼𝐷
𝜕𝑉𝐺𝑆
=  
𝜇𝐹𝐸,𝑒𝑥𝑡𝐶𝑜𝑥𝑉𝐷𝑆𝑊
𝐿
, 
where the ID plotted vs. VGS can be fitted linearly to obtain µFE,ext. Furthermore,
70,71 the intercept with 
the VGS axis yields VT. The channel width W and the channel length L are given by the device geometry. 
The gate oxide capacitance per unit area (Cox) is determined by connecting source and drain of the 
transistors to ground, and applying a voltage to the gate electrode. We then perform small-signal ca-
pacitance-voltage (C-V) measurements where the direct-current (dc) voltage is swept while applying 
an alternating-current (ac) voltage with an amplitude = 100 mV and frequency = 20 kHz. The results 
 
Supplementary Fig. S6 | a, Averaged Raman (over ~5 spots on the same chip) and b, photolumi-
nescence (PL) peak positions of MoSe2 before and after transfer. Averaged full-width-half-maxi-
mum (FWHM) for c, the Raman and d, the PL measurements (~10 spots across two chips). Note, 
missing data e.g., for the Raman E12G peak on PI means that these peaks could not be detected on 
that particular surface. 
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for Al2O3 gate dielectrics (including 1.5 nm Al seed layer) deposited in 300 cycles (MoS2 FETs) and 
200 cycles (WSe2 and MoSe2 FETs) are shown in Supplementary Fig. S7a and Fig. S7b, respectively.  
As all transistors are n-channel devices, we estimate the capacitance of the Al2O3 gate dielectrics at 
positive bias voltage (when the channel is in accumulation) by dividing the measured capacitance 
(Supplementary Fig. S7) with the overlap area of the gate with the source, drain, and semiconductor 
channel32. For MoS2 FETs the extracted Cox ≈ 0.21 μF cm
-2 or an equivalent oxide thickness (EOT) ~ 
16.4 nm, and for WSe2 and MoSe2 FETs we obtain Cox ≈ 0.32 μF cm
-2 or EOT ~ 10.8 nm. Estimating 
the relative dielectric constant εr from Cox and the Al2O3 thickness obtained by ellipsometry, we find εr 
≈ 7-8, which is in the expected range72,73. Note, the ellipsometric thickness of 200 cycles and 300 cycles 
of atomic-layer deposited (200°C) Al2O3 measured on silicon is around 22 nm and 35 nm, respectively. 
However, for the transistor capacitance the 1.5 nm oxidized Al seed layer adds to the overall thickness, 
while the optical lithography and lift-off process of the top (gate) electrode exposes the Al2O3 to the 
basic photoresist developer which can etch the material, thus slightly reducing its thickness. 
D. Flexible MoS2 Field-Effect Transistors of Type A 
Supplementary Fig. S8 displays a top-down optical microscope image and the electrical characteristics 
of a flexible MoS2 field-effect transistor (FET) of Type A with 5 µm channel length. The device exhibits 
an extrinsic field-effect mobility µFE,ext ~15 cm
2V-1s-1, on-current ID ~ 5.4 µA µm
-1 at a drain-source 
voltage VDS = 1 V, threshold voltage VT = 3.9 V, minimum subthreshold swing SS = ~1.7 V decade
-1 
and on/off ratio ~3.6×103. Note that µFE,ext and ID have been corrected for current spreading, which is 
described in Section K below.  
  
Supplementary Fig. S7 | Measured capacitance-voltage (C-V) characteristics of flexible TMD-
FETs. Typical C-V for a, MoS2 FETs and b, MoSe2 and WSe2 FETs, where the calculated Al2O3 
capacitance density and equivalent oxide thickness (EOT) represent average values (~5 devices). Lov 
is the overlap length between the gate electrode and the source/drain electrodes. 
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E. Hysteresis 
Comparing hysteresis33 for Type A and Type B devices, we find similar maximum values of ~1.2 V for 
MoS2 FETs, which indicates that the additional etch step before transfer does not deteriorate the TMD 
interfaces (Supplementary Fig. S9a,b). The WSe2 FET displays low hysteresis ~0.1 V (Supplementary 
Fig. S9c), and the MoSe2 FET has a maximum hysteresis of about 1.6 V (Supplementary Fig. S9d). 
 
Supplementary Fig. S8 | MoS2 field-effect transistors (FETs) of Type A. a, Top-down optical 
microscope image. b, Measured transfer characteristics. c, Output characteristics. 
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Supplementary Fig. S9 | Hysteresis in flexible transition metal dichalcogenide field-effect tran-
sistors. a, MoS2 (Type A). b, MoS2 (Type B). c, WSe2 (Type A). d, MoSe2 (Type A). 
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F. Bending of flexible TMD FETs 
Flexible electronics need to remain unaltered when mechanically deformed, for instance, by bending 
the substrate. While the ductility of materials matter for the maximum strain that flexible electronics 
can sustain74, the easiest way to minimize impacts of strain on flexible electronic devices is to minimize 
the substrate thickness. The strain at a given bending radius can be approximated as75: 
𝑠𝑡𝑟𝑎𝑖𝑛 =
𝑑
2𝑟
, 
where d is the substrate thickness and r is the radius of curvature. Thus, by minimizing d to a few 
micrometers, the strain at common bending radii on the order of millimeters is minimized. We show 
this by using a ~5 µm thick PI substrate and bending it to a radius of 4 mm, which results in ~0.063% 
of strain. Consequently, the electrical characteristics of the TMD FETs remain unaltered in this condi-
tion as shown in Supplementary Fig. S10.  
 
 
Supplementary Fig. S10 | Mechanical bending of flexible TMD-FETs. a, Photograph of the 
measurement setup where the FETs are bent to a tensile radius of 4 mm. Measured transfer charac-
teristics of b, WSe2 (Type A), c, MoSe2 (Type A) and d, MoS2 (Type A). All show effectively no 
dependence on substrate bending at the 4 mm radius. 
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G. Electron Beam Lithography on top of MoS2 
Previous reports have indicated that MoS2 could be damaged by highly energetic electron beams which 
cause strain and defect formation76-79. We investigated this for our EBL process (details in the Methods 
section) performing Raman and PL measurements before and after the electron beam exposure and 
development of the poly(methyl methacrylate) (PMMA) layer that was used for the lift-off of the later 
 
Supplementary Fig. S11 | Optical material analysis of MoS2 throughout an electron-beam li-
thography (EBL) process involving spin-coating and stripping of poly(methyl methacrylate) 
(PMMA). a, Raman spectra. b, Photoluminescence spectra. 
Before EBL
After EBL, developed
After EBL, PMMA stripped
After EBL, PMMA stripped
(unexposed area)
a b
 
Supplementary Fig. S12 | Averaged optical material analysis of MoS2 during electron-beam 
lithography (EBL) with spin-coating and stripping of poly(methyl methacrylate) (PMMA). a, 
Raman A’ peak center. b, Raman E’ peak center. c, Averaged full-width-half-maximum (FWHM) 
of the Raman peaks. d, Photoluminescence (PL) peak center. e, PL peak height. f, PL FWHM. 
 
(1) Before EBL (2) After EBL, developed (3) After EBL, PMMA stripped (4) After EBL, PMMA stripped
(unexposed area)
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a b c
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deposited source/drain metal. Supplementary Fig. S11 displays exemplary Raman and PL spectra, 
while Supplementary Fig. S12 provides the analysis (averages over 8 spots) of Raman and PL peak 
center shifts as well as the changes in the intensity and FWHM of the PL spectra. We found negligible 
differences in the Raman spectra. The slight reduction in the PL intensity (Supplementary Fig. S12) 
occurs independently of the exposure to the electron beam, and may be caused by PMMA residues or 
minor effects from processing and aging of the material. Thus, we conclude that here we do not cause 
significant damage during the EBL process, which may have been due to our 200 nm thick high mo-
lecular weight (950K) PMMA layer on top that should reduce the impact energy and dosage of elec-
trons that hit the MoS2. The other parameters of our EBL process and the device fabrication can be 
found in the Methods section.  
H. Temperature Rise Estimates 
We estimate the MoS2 channel temperature rise in our nanoscale Type B devices (Wch < WC) using the 
thermal model in Supplementary Fig. S13 below. The heat sink at T0 ≈ 20°C is below the PI film during 
measurements, and the PI film thickness is ~5 μm, larger than any device dimensions here. Three par-
allel thermal resistance pathways are of importance80, direct heat spreading from the channel itself,  
𝑅𝑐ℎ ≈
1
4𝑘𝑃𝐼(𝐿𝑊𝑐ℎ)1/2
 
and heat spreading by the Au contacts, 𝑅𝑆 = 𝑅𝐷 ≈ 𝐿𝐻/(𝑘𝐶𝑡𝐶𝑊𝑐ℎ) where the thermal healing length  
𝐿𝐻 ≈ (
𝑘𝐶
4𝑘𝑃𝐼
𝑡𝐶√𝑊𝑐ℎ)
2 3⁄
. 
 
Supplementary Fig. S13 | Thermal model for estimating the channel peak temperature. There 
are three parallel thermal resistance paths from source (RS), drain (RD) and the channel (Rch) to the 
heat sink on the bottom of polyimide (PI) with a temperature of T0 = 20°C. Wch, L and tC represent 
the channel width, channel length, and Au contact thickness. 
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The peak temperature rise is estimated as Δ𝑇 ≈ 𝑃′𝑊𝑐ℎ(1 𝑅𝑐ℎ⁄ + 2 𝑅𝑆⁄ )
−1, where 𝑃′ = 420 W/m is the 
maximum power input achieved in Fig. 3c, and the relevant dimensions are L = 100 nm, Wch = 2 μm, 
tC = 45 nm. We take the thermal conductivity of the thin Au contact kC ≈ 150 Wm
-1K-1, approximately 
2× lower81 than that of bulk Au and the thermal conductivity of PI at elevated temperatures (≥ 100°C)82 
as kPI ≈ 0.2 Wm
-1K-1. With these assumptions, we estimate ΔT ≈ 152 K or an operating temperature 
around 172°C, which is >90% dominated by heat spreading through the source/drain electrodes. This 
temperature may be slightly overestimated, because heat spreading through the top gate electrode was 
ignored. However, the thermal boundary resistances between the various materials have also been ig-
nored in this simple model. From the manufacturer process guide83, we note the PI glass transition 
temperature is 360°C and the decomposition temperature is 620°C. Thus, these devices have additional 
headroom to operate at higher power, thanks to heat spreading through their source/drain electrodes. 
I. Additional Type A Device Data and Overall Variability 
The variability of ID for Type A devices shows a similar distribution like devices of Type B (compare 
Supplementary Fig. S14a with Fig. 3d). The transfer characteristic of the device with the highest on-
current (L = 70 nm, from Fig. 3f) is displayed in Supplementary Fig. S14b. The shortest channel lengths 
which we realized were 50 nm and an exemplary electrical characteristic and scanning-electron mi-
croscopy cross-section are shown in Supplementary Fig. S14c. 
 
In Supplementary Fig. S15 we display the histogram for VT of all MoS2 devices measured in this work. 
Academic fabrication and growth variations are the leading cause for the VT variability, which could 
be much improved with industrial process optimization (beyond the scope of this work). 
 
Supplementary Fig. S14 | MoS2 Type A transistors. a, Drain current ID vs. channel length at a 
drain-source voltage VDS = 0.1 V and an overdrive voltage VGS – VT = 8 V. b, Measured ID vs. VGS 
of the device with the highest on-current (also see Fig. 3f). c, Electrical characteristic of a Type A 
flexible MoS2 field-effect transistor with the shortest channel length of 50 nm. Inset shows a scan-
ning-electron microscopy cross-section of such a 50 nm channel. Scale bar: 200 nm. 
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J. Drain current vs. channel length in flexible MoS2 FETs and Modeling 
The drain current ID that is obtained when probing a short-channel FET typically has contributions 
from the channel resistance Rch and contact resistance RC, which makes the accurate extraction of the 
intrinsic mobility µFE difficult. Furthermore, since short-channel devices can be contact-dominated, an 
estimation of RC is also important. Taking into account Rch and equal source and drain RC we can 
estimate the overall resistance Rtot (all normalized by device width W, in units Ω⋅m) as follows: 
𝑅𝑡𝑜𝑡/𝑊 = 2𝑅𝐶/𝑊 + 𝑅𝑐ℎ/𝑊. 
Here, this is applied to Type B devices (W = Wch < WC), whereas Type A devices need an addition 
correction for current spreading (Section K below). In the linear transistor operating region (at small 
VDS), Rch can be approximated as  
𝑅𝑐ℎ =
𝑉𝐷𝑆
𝐼𝐷
𝑊 ≈
𝐿
𝜇𝐹𝐸𝐶𝑜𝑥(𝑉𝐺𝑆−𝑉𝑇)
, 
where ID, L, µFE, Cox, VGS and VT are the drain current, transistor channel length, intrinsic field-effect 
mobility, dielectric capacitance, gate-source voltage and threshold voltage, respectively. Hence, taking 
into account Rtot when measuring the drain current (ID,meas) while applying a voltage between drain and 
source (VDS,appl), we obtain the following expression for ID,meas (normalized by W, unit: A m
-1): 
𝐼𝐷,𝑚𝑒𝑎𝑠 =
𝑉𝐷𝑆,𝑎𝑝𝑝𝑙
𝑅𝑡𝑜𝑡
=
𝑉𝐷𝑆,𝑎𝑝𝑝𝑙
2𝑅𝐶+
𝐿
𝜇𝐹𝐸𝐶𝑜𝑥(𝑉𝐺𝑆−𝑉𝑇)
. 
 
Supplementary Fig. S15 | Threshold voltage (VT) variability of all flexible MoS2 FETs. VT ex-
tracted with the linear extrapolation method. Most data are for EOT ~16.4 nm (orange) and some 
data for EOT ~13.7 nm (black). We measured ~100 Type A and Type B devices, and the geometry, 
process flows or channel length did not discernably correlate with any VT changes.  
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Thus, we have an expression for ID,meas where the denominator has two competing components which 
limit the maximum ID,meas that can be obtained. Further, we can find that for ultra-scaled transistors in 
the limit L → 0, the maximum ID,meas is fully limited by RC. In contrast, at long channel devices (here, 
L ≥ 10 µm) the RC no longer has significant impact and ID,meas is mainly defined by µFE, given the 
electrostatics and carrier concentration are fixed (Cox, VGS and VT constant). 
In the following, we use this model to identify lower and upper bounds for RC and µFE based on our 
experimentally obtained results in flexible MoS2 FETs with channel lengths ranging from 10 µm down 
to 50 nm. For that we extract ID,meas at VDS = 0.1 V (Fig. 3d) at an overdrive gate voltage (Vov = VGS – 
VT = 8 V) using a VT extracted from a linear fit of gm vs VGS. In addition, our model needs Cox, which 
in this case is 0.21 µF cm-2 or EOT ~16.4 nm (Supplementary Fig. S7a). With that, we can use RC and 
µFE as fitting parameters. We obtain upper bounds for RC = 2.4 kΩ µm and µFE = 28 cm
2V-1s-1 for Type 
B devices. Taking into account also the best Type A devices, the upper bounds become RC = 
0.31 kΩ µm and µFE = 29 cm
2V-1s-1 indicating a remarkably reduced RC for the Type A device at L = 
70 nm. Furthermore, it becomes evident that at channel lengths of 10 µm the devices are dominated by 
µFE as changes in RC do not significantly impact ID (dotted blue and solid black lines converge in 
Fig. 3d). This gives us the opportunity to fix the µFE range at L = 10 µm and then subsequently fit RC 
to the highest data points at the smallest channel lengths, where RC has a larger impact than µFE, which 
gives us an estimate for the best RC. We performed the fitting at VDS = 0.1 V (Fig. 3d) to ensure that 
the devices are in the linear operating regime. We show in Fig. 3c,f that the devices with the highest 
ID display effects of self-heating and velocity saturation even below VDS values that would warrant 
channel pinch-off, which can be commonly observed for sub-100 nm channel length in MoS2 FETs
7,35. 
However, this does not impact our model because we only use it at low VDS. The model can also be 
used to predict the extrinsic field-effect mobility µFE,ext. The above equations can be modified to
36: 
𝜇𝐹𝐸,𝑒𝑥𝑡 =
𝜇𝐹𝐸
1+
𝜇𝐹𝐸𝐶𝑜𝑥(𝑉𝐺𝑆−𝑉𝑇)2𝑅𝐶
𝐿
 . 
We used the same input parameters (RC and µFE) for µFE,ext as for our ID fitting. The result shown in 
Fig. 3e agrees with our extracted µFE,ext based on the maximum gm method, confirming our calculations. 
K. Correction for Lateral Current Spreading in Type A FETs 
In all our TMD FETs of Type A, where the semiconductor width is greater than the electrode width, 
fringe currents can contribute non-negligibly to the total measured current depending on a number of 
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factors including contact width and spacing, contact resistance and semiconductor mobility. In order 
to provide an accurate extraction and comparison of ID and µFE,ext for Type A devices and estimate the 
fringe current effects, we define a dimensionless correction factor: 
CF =
𝐼𝐷
𝑊𝐼𝐷,1D
 
where ID is the total current (in µA), W is width of the contact and semiconductor overlap, and ID,1D is 
the width-normalized current (in µA µm
-1) in a FET with the same electrical parameters (sheet and 
contact resistances) but a channel geometry without current spreading. For FETs without a well-de-
fined patterned channel, CF > 1, reflecting the contribution of fringe currents. In the linear regime of 
the transistor, given RC, µFE and bias voltages; ID,1D can be calculated as VDS·W
-1·Rtot
-1, with Rtot calcu-
lated as defined in the previous section. ID depends on the device and contact geometry as well: we 
estimate it using 2D finite element method (FEM) simulations using COMSOL Multiphysics to calcu-
late the current distribution. With CF so obtained, width-normalized corrected currents are then 
𝐼𝐷.𝑐𝑜𝑟𝑟 =
1
CF
𝐼𝐷,𝑚𝑒𝑎𝑠
𝑊
 . 
In FEM simulations, the transistor is assumed to be in the linear region of operation with VDS ≪ VGS - 
VT, so the semiconductor sheet resistance is assumed to be the same everywhere (except where the 
semiconductor overlaps with contacts), and given by 
𝑅𝑠ℎ =
1
𝑞𝜇𝐹𝐸𝐶𝑜𝑥(𝑉𝐺𝑆 − 𝑉𝑇)
, 
where q is the elementary electric charge. For purposes of calculating this current distribution, the 
contacts are assumed to be edge contacts84 with a contact resistance per unit width of RC. The edge 
contact assumption is equivalent to contacts with current transfer length27 LT < 50 nm. 
The two unknown electrical parameters that influence CF are µFE and RC. However, for devices without 
a patterned channel, it is not straightforward to extract these directly from electrical data while simul-
taneously correcting for fringe currents: a range of CF are possible for different combinations of µFE 
and RC. For the lower end of this range, we assume an RC = 250 Ω µm (best prior reported results for 
CVD MoS2 with Au contacts)
24, and fit µFE to get the measured ID. For the upper CF estimate, we 
assume µFE about 2-fold higher than in our best devices (for CVD MoS2 a similar value to best prior 
results on silicon)24 resulting in µFE = 56 cm
2V-1s-1 for MoS2, 5 cm
2V-1s-1 for MoSe2 and 10 cm
2V-1s-1 
for WSe2, then fit RC to get the measured ID. The range of CF calculated this way yields a range of 
ID,corr and µFE,ext, which is illustrated as vertical bars in e.g., Figs. 3d and 3e. 
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Supplementary Fig. S16 | Numerical current spreading simu-
lations. a, Top view of a Type A device. The regions in gold indi-
cate where the drain and source electrodes are in contact with the 
semiconductor film. b, Top view of a Type B device. c, The sim-
ulated current distribution in a Type A device with 2 µm contact 
width, 70 nm contact spacing, VGS – VT = 10 V, VDS = 1 V, RC = 
250 Ω µm, µFE = 23.5 cm
2V-1s-1. The resulting current is 1.225 
mA, with ID,corr = 517 µA µm
-1 (CF = 1.186). This set of RC and 
µFE yields the upper bound of our estimated range of ID,corr values. 
d, The current distribution in the corresponding Type B device 
with the same electrical parameters as in c. The width-normalized current is equal to ID,corr = 517 
µA µm-1. e, The simulated current distribution in a Type A device with 2 µm contact width, at the same 
bias conditions as in c but with RC = 873 Ω µm, µFE = 56 cm
2V-1s-1. The resulting current is also 
1.225 mA, with ID,corr = 426 µA µm
-1 (CF = 1.438). This set of RC and µFE yields the lower bound of 
our estimated range of ID,corr values. f, The current distribution in the corresponding Type B device with 
the same electrical parameters as in e. The width-normalized current is equal to ID,corr = 426 µA µm
-1. 
g, The current density midway between the contacts (x = 0) as a function of the y-coordinate. Red and 
blue curves correspond to the Type A devices c and e, respectively. 
g
Device in (c)
ID,corr = 517 µA/µm
Dev ice in (e)
ID,corr = 426 µA/µm
a b
c d
e f
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An example for the current spreading correction is displayed in Supplementary Fig. S16 for a 70 nm 
long MoS2 FET. The FEM simulation result displays the current flow paths for two different scenarios 
of fitted RC/µFE (Supplementary Figs. S16c,e). It is visible that the spreading is more pronounced for 
the scenario with higher µFE and higher RC. In Supplementary Figs. S16d and f, the respective ID dis-
tributions with a hypothetical channel width = electrode width are shown which yield ID,1D. For this 
device, we reported in the main manuscript the average values for these two bounds, which is 
~470 µA µm
-1. Finally, Supplementary Fig. S16g displays the current distribution in the y-direction 
(perpendicular to the channel) at the channel center (defined as x = 0), which visualizes the current 
spreading effect for the two different fitting scenarios. 
L. Benchmarking Tables 
Reference Synthesis 
method 
Thickness 
(nm) 
Length  
(nm) 
µFE or µFE,ext 
 (cm2V-1s-1) 
ID at VDS = 1V 
(µA µm
-1) 
Kwon et al. 40 exfoliated 30-80 7000 44.8 4.1 
Chang et al. 41 exfoliated 7.9 1000 30* 13 
Yoon et al. 42 exfoliated 3.075 (5 layers) 4000 4.7 0.3 
Lee et al. 43 exfoliated 1.845 (3 layers) 800 29 NA 
Salvatore et al. 4 exfoliated 3.5 4300 19 1.3 
Yoo et al. 44 exfoliated 66.5 8300 83.5 3 
Song et al. 45 exfoliated 79.3 22600 141.3 1.2 
Cheng et al. 16 exfoliated 1.845 (3 layers) 116 NA 48*2 
Cheng et al. 16 exfoliated 1.845 (3 layers) 68 NA 135*3 
Ma et al. 46 exfoliated 18.3 17500 15.5 ±15.9 0.32 
Chang et al 17 CVD 0.615 (1 layer) 750 31* 66 
Amani et al. 47 CVD 0.615 (1 layer) 13000 18.9* 0.2 
Shinde et al. 29 CVD 0.615 (1 layer) 4000 6.7 ±20 2.2 
Woo et al. 48 CVD 1.538 (2.5 layers) 10000 9 1.4 
Park et al. 49 CVD 1.23 (2 layers) 4000 17.4 0.13 
Supplementary Table S1: Literature values for flexible MoS2 field-effect transistors used to generate 
Figs. 4a,b. The synthesis method denotes whether the material was mechanically exfoliated or grown 
by chemical vapor deposition (CVD). * indicates that in these cases the field-effect mobility µFE was 
extracted by the y-function method and contact resistance RC is excluded. For the other cases the 
method was either not specified or the transconductance gm maximum method was used which results 
in an extrinsic µFE (µFE,ext). The drain current ID is in most cases specified at a drain-source voltage VDS 
= 1 V, unless labeled: *2 VDS = 2V, *
3 VDS not specified. 
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Reference Channel 
material 
Length  
(nm) 
on/off  
ratio 
ID at VDS = 0.5 V 
(µA µm
-1) 
Park et al. 51 graphene 140 1.5 248 
Yeh et al. 52 graphene 200 8.8 516 
Zhai et al. 50 single-crystal silicon (c-Si) 150 6×107 369 
Shahrjerdi et al. 39 single-crystal silicon (c-Si) 30 2×105 714 
Wang et al. 53 InSnO (ITO) 160 7×108 34 
Münzenrieder et al. 54 InGaZnO (IGZO) 160 7.1 119 
Cheng et al. 16 MoS2 116 2×10
6 48* 
Cheng et al. 16 MoS2 68 10
6 135*2 
Supplementary Table S2: Literature values for flexible field-effect transistors with channel lengths 
≤ 200 nm used to generate Fig. 4c. The drain current ID is in most cases specified at a drain-source 
voltage VDS = 0.5 V, unless labelled: * VDS = 2V, *
2 VDS not specified. 
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